Jump to content

RC1.9

From Retina Chip Wiki
Revision as of 09:17, 4 September 2026 by Ronald (talk | contribs) (add breadcrumb navigation)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Home · blocks · ADRs

RC1.9

1024-channel wired AFE redesign. TSMC 28nm HPC+. Taped out.

Node Supply Status
TSMC 28nm HPC+ 0.9 V taped out

Block instances

Chip-scoped artifacts

TBD — pinout, register map, pad ring, tape-out record, errata.

Acceptance tests for RC1.9 documentation

  1. A new student can bring RC1.9 up on the bench without asking Ronald.
  2. When RC2.0 revisits a decision, the RC1.9 reasoning is findable in under two minutes.